### 8-Pin DIP High-Speed 10 MBit/s Logic Gate Optocouplers

### Single-Channel: 6N137M, HCPL2601M, HCPL2611M Dual-Channel: HCPL2630M, HCPL2631M

### **Description**

The 6N137M, HCPL2601M, HCPL2611M single-channel and HCPL2630M, HCPL2631M dual-channel optocouplers consist of a 850 nm AlGaAs LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. This output features an open collector, thereby permitting wired OR outputs. The switching parameters are guaranteed over the temperature range of -40°C to +85°C. A maximum input signal of 5 mA will provide a minimum output sink current of 13 mA (fan out of 8).

An internal noise shield provides superior common mode rejection of typically 10 kV/ $\mu$ s. The HCPL2601M and HCPL2631M has a minimum CMR of 5 kV/ $\mu$ s. The HCPL2611M has a minimum CMR of 10 kV/ $\mu$ s.

### **Features**

- Very High Speed 10 MBit/s
- Superior CMR 10 kV/µs
- Fan-out of 8 Over -40°C to +85°C
- Logic Gate Output
- Strobable Output
- Wired OR-open Collector
- Safety and Regulatory Approvals
  - ◆ UL1577, 5,000 VAC<sub>RMS</sub> for 1 Minute
  - ◆ DIN EN/IEC60747-5-5
- These are Pb-Free Devices


### **Applications**

- Ground Loop Elimination
- LSTTL to TTL, LSTTL or 5 V CMOS
- Line Receiver, Data Transmission
- Data Multiplexing
- Switching Power Supplies
- Pulse Transformer Replacement
- Computer-peripheral Interface



### ON Semiconductor®

#### www.onsemi.com



### **MARKING DIAGRAM**



6N137 = Device Number

V = DIN EN/IEC60747-5-5 Option (only appears on component ordered with this option)


XX = Two-Digit Year Code, e.g., '16' YY = Two-Digit Work Week, Ranging from

'01' to '53'

B = Assembly Package Code

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.



A 0.1  $\mu F$  bypass capacitor must be connected between pins 8 and 5 (Note 1).

Figure 1. Schematics

### TRUTH TABLE (Positive Logic)

Input	Enable	Output
Н	Н	L
L	Н	Н
Н	L	Н
L	L	Н
Н	NC	L
L	NC	Н

**SAFETY AND INSULATION RATINGS** (As per DIN EN/IEC 60747–5–5, this optocoupler is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings shall be ensured by means of protective circuits.)

Parameter	Characteristics	
Installation Classifications per DIN VDE 0110/1.89 Table 1, For Rated Mains Voltage	I–IV	
	<300 V <sub>RMS</sub>	I–IV
	<450 V <sub>RMS</sub>	I–III
	<600 V <sub>RMS</sub>	I–III
Climatic Classification		40/100/21
Pollution Degree (DIN VDE 0110/1.89)		2
Comparative Tracking Index		175

Symbol	Parameter	Value	Unit
V <sub>PR</sub>	Input–to–Output Test Voltage, Method A, $V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test with $t_m = 10$ s, Partial Discharge < 5 pC	1,335	V <sub>peak</sub>
	Input–to–Output Test Voltage, Method B, $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ s, Partial Discharge < 5 pC	1,669	V <sub>peak</sub>
V <sub>IORM</sub>	Maximum Working Insulation Voltage	890	$V_{peak}$
V <sub>IOTM</sub>	Highest Allowable Over-Voltage	6,000	V <sub>peak</sub>
	External Creepage	≥8.0	mm
	External Clearance	≥7.4	mm
	External Clearance (for Option TV, 0.4" Lead Spacing)	≥10.16	mm
DTI	Distance Through Insulation (Insulation Thickness)	≥0.5	mm
T <sub>S</sub>	Case Temperature (Note 2)	150	°C
I <sub>S,INPUT</sub>	Input Current (Note 2)	200	mA
P <sub>S,OUTPUT</sub>	Output Power (Duty Factor ≤ 2.7%) (Note 2)	300	mW
R <sub>IO</sub>	Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V (Note 2)	>10 <sup>9</sup>	Ω

<sup>1.</sup> The V<sub>CC</sub> supply to each optoisolator must be bypassed by a 0.1 µF capacitor or larger. This can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to the package V<sub>CC</sub> and GND pins of each device.

<sup>2.</sup> Safety limit value - maximum values allowed in the event of a failure.

### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Device	Value	Unit
T <sub>STG</sub>	Storage Temperature		-40 to +125	°C
T <sub>OPR</sub>	Operating Temperature		-40 to +100	°C
$T_J$	Junction Temperature		-40 to +125	°C
T <sub>SOL</sub>	Lead Solder Temperature		260 for 10 s	°C
FMITTER				

#### **EMITTER**

I <sub>F</sub> (avg)	DC/Average Forward Input Current Per Channel	Single Channel	Single Channel 50	
		Dual Channel	30	
VE	Enable Input Voltage Not to Exceed V <sub>CC</sub> by More than 500 mV	Single Channel	5.5	V
V <sub>R</sub>	Reverse Input Voltage Per Channel	All	5.0	V
P <sub>I</sub>	Input Power Dissipation Per Channel	Single Channel	100	mW
		Dual Channel	45	

#### **DETECTOR**

V <sub>CC</sub>	Supply Voltage	All	-0.5 to 7.0	V
I <sub>O</sub> (avg)	Average Output Current Per Channel	All	25	mA
I <sub>O</sub> (pk)	Peak Output Current Per Channel	All	50	mA
Vo	Output Voltage Per Channel	All	-0.5 to 7.0	V
Po	Output Power Dissipation Per Channel	Single Channel	85	mW
		Dual Channel	60	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.5	V
I <sub>FL</sub>	Input Current, Low Level	0	250	μΑ
I <sub>FH</sub>	Input Current, High Level	6.3 (Note 3)	20.0	mA
V <sub>EL</sub>	Enable Voltage, Low Level	0	0.8	V
$V_{EH}$	Enable Voltage, High Level	2.0	V <sub>CC</sub>	V
T <sub>A</sub>	Ambient Operating Temperature	-40	+85	°C
N	Fan Out (TTL Load)	-	8	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

<sup>3. 6.3</sup> mA is a guard banded value which allows for at least 20% CTR degradation. Initial input current threshold value is 5.0 mA or less.

### **ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Device	Min	Тур	Max	Unit
INDIVIDUA	L COMPONENT CHARACTE	<b>RISTICS</b> ( $V_{CC} = 5.5 \text{ V}$ , $T_A = 0^{\circ}\text{C}$ to $70^{\circ}\text{C}$	unless otherwise	specified	)		
EMITTER							
$V_{F}$	Input Forward Voltage	$I_F = 10 \text{ mA}, T_A = 25^{\circ}\text{C}$	All	_	1.45	1.70	V
		I <sub>F</sub> = 10 mA		-	_	1.80	
$B_VR$	Input Reverse Breakdown Voltage	$I_R = 10 \mu A$	All	5.0	_	-	V
C <sub>IN</sub>	Input Capacitance	V <sub>F</sub> = 0, f = 1 MHz	All	ı	60	-	pF
$\Delta V_F / \Delta T_A$	Temperature Coefficient of Forward Voltage	I <sub>F</sub> = 10 mA	All	ı	-1.4	-	mV/°C
DETECTO	R						
I <sub>CCL</sub>	Logic Low Supply Current	$I_F = 10 \text{ mA}, V_O = \text{Open}, V_E = 0.5 \text{ V}$	Single Channel	-	8	13	mA
		I <sub>F1</sub> = I <sub>F2</sub> = 10 mA, V <sub>O</sub> = Open	Dual Channel	-	14	21	
I <sub>CCH</sub>	Logic High Supply Current	$I_F = 0 \text{ mA}, V_O = \text{Open}, V_E = 0.5 \text{ V}$	Single Channel	-	6	10	mA
		I <sub>F</sub> = 0 mA, V <sub>O</sub> = Open	Dual Channel	-	10	15	
I <sub>EL</sub>	Low Level Enable Current	V <sub>E</sub> = 0.5 V	Single Channel	-	-0.7	-1.6	mA
I <sub>EH</sub>	High Level Enable Current	V <sub>E</sub> = 2.0 V	Single Channel	-	-0.5	-1.6	mA
V <sub>EL</sub>	Low Level Enable Voltage	I <sub>F</sub> = 10 mA (Note 4)	Single Channel	-	-	0.8	٧
V <sub>EH</sub>	High Level Enable Voltage	I <sub>F</sub> = 10 mA	Single Channel	2.0	-	_	V
TRANSFE	R CHARACTERISTICS (V <sub>CC</sub> =	= 5.5 V, $T_A = -40^{\circ}$ C to +85°C unless oth	erwise specified)				•
I <sub>FT</sub>	Input Threshold Current	$V_O = 0.6 \text{ V}, V_E = 2.0 \text{ V}, I_{OL} = 13 \text{ mA}$	All	_	3	5	mA
I <sub>OH</sub>	HIGH Level Output Current	$V_0 = 5.5 \text{ V}, I_F = 250 \mu\text{A}, V_E = 2.0 \text{ V}$	All	_	_	100	μΑ
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>F</sub> = 5 mA, V <sub>E</sub> = 2.0 V, I <sub>OL</sub> = 13 mA	All	-	0.4	0.6	V
SWITCHIN	IG CHARACTERISTICS (V <sub>CC</sub>	= 5 V, I <sub>F</sub> = 7.5 mA, T <sub>A</sub> = -40°C to +85°C	unless otherwise	specified	l)		
t <sub>PHL</sub>	Propagation Delay Time to Logic LOW	$R_L$ = 350 Ω, $C_L$ = 15 pF, $T_A$ = 25°C (Note 5) (Figure 23)	All	25	40	75	ns
		R <sub>L</sub> = 350 Ω, C <sub>L</sub> = 15 pF (Note 5) (Figure 23)		-	-	100	
t <sub>PLH</sub>	Propagation Delay Time to Logic HIGH	$R_L$ = 350 Ω, $C_L$ = 15 pF $T_A$ = 25°C (Note 6) (Figure 23)	All	20	40	75	ns
		$R_L$ = 350 Ω, $C_L$ = 15 pF (Note 6) (Figure 23)		ı	-	100	
t <sub>PHL</sub> -t <sub>PLH</sub>	Pulse Width Distortion	$R_L$ = 350 Ω, $C_L$ = 15 pF (Figure 23)	All	-	1	35	ns
t <sub>R</sub>	Output Rise Time (10% to 90%)	$R_L$ = 350 $\Omega$ , $C_L$ = 15 pF (Note 7) (Figure 23)	All	-	30	-	ns
t <sub>F</sub>	Output Fall Time (90% to 10%)	$R_L$ = 350 $\Omega$ , $C_L$ = 15 pF(Note 8) (Figure 23)	All	-	10	-	ns
t <sub>EHL</sub>	Enable Propagation Delay Time to Output LOW Level	$V_{EH}$ = 3.5 V, $R_{L}$ = 350 $\Omega$ , $C_{L}$ = 15 pF (Note 9) (Figure 24)	Single Channel	-	15	-	ns
t <sub>ELH</sub>	Enable Propagation Delay Time to Output HIGH Level	$V_{EH}$ = 3.5 V, $R_{L}$ = 350 Ω, $C_{L}$ = 15 pF (Note 10) (Figure 24)	Single Channel	-	15	-	ns
CM <sub>H</sub>	Common Mode Transient Immunity at Logic High	$I_F = 0$ mA, $V_{CM} = 50$ $V_{PEAK}$ , $R_L = 350$ Ω, $T_A = 25^{\circ}$ C (Note 11)	6N137M, HCPL2630M	ı	10,000	-	V/μs
		(Figure 25)	HCPL2601M, HCPL2631M	5000	10,000	-	
		$I_F$ = 0 mA, $V_{CM}$ = 400 $V_{PEAK}$ , $R_L$ = 350 $Ω$ , $T_A$ = 25°C (Note 11) (Figure 25)	HCPL2611M	10,000	15,000	-	

### **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Conditions	Device	Min	Тур	Max	Unit
SWITCHIN	IG CHARACTERISTICS (V <sub>CC</sub>	= 5 V, $I_F$ = 7.5 mA, $T_A$ = -40°C to +85°C	C unless otherwise	e specified	)		
CM <sub>L</sub>	Common Mode Transient Immunity at Logic Low	$V_{CM} = 50 V_{PEAK}, R_L = 350 \Omega, T_A = 25^{\circ}C \text{ (Note 11) (Figure 25)}$	6N137M, HCPL2630M	-	10,000	-	V/μs
			HCPL2601M, HCPL2631M	5000	10,000	-	
		$V_{CM} = 400 \text{ V}_{PEAK}, R_L = 350 \Omega,$ $T_A = 25^{\circ}\text{C} \text{ (Note 11) (Figure 25)}$	HCPL2611M	10,000	15,000	-	
ISOLATIO	N CHARACTERISTICS (T <sub>A</sub> = 2	25°C, unless otherwise noted)					
V <sub>ISO</sub>	Withstand Insulation Test Voltage	Relative Humidity $\leq$ 50%, $I_{I-O} \leq$ 10 $\mu$ A, t = 1 min, f = 50 Hz (Note 12) (Note 13)	All	5,000	-	_	VAC <sub>RMS</sub>
$R_{I-O}$	Resistance (Input to Output)	V <sub>I-O</sub> = 500 V <sub>DC</sub> (Note 12)	All	-	10 <sup>11</sup>	-	Ω
C <sub>I-O</sub>	Capacitance (Input to Output)	f = 1 MHz, V <sub>I-O</sub> = 0 V <sub>DC</sub> (Note 12)	All	_	1	-	pF
I <sub>I-O</sub>	Input-Output Insulation Leakage Current	Relative Humidity $\leq$ 45%, V <sub>I-I</sub> = 3000 V <sub>DC</sub> , t = 5 s (Note 12)	All	_	-	1.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 4. Enable Input No pull up resistor required as the device has an internal pull up resistor.
- 5. t<sub>PHL</sub> Propagation delay is measured from the 3.75 mA level on the LOW to HIGH transition of the input current pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
- 6. t<sub>PLH</sub> Propagation delay is measured from the 3.75 mA level on the HIGH to LOW transition of the input current pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
- 7. t<sub>R</sub> Rise time is measured from the 10% to the 90% levels on the LOW to HIGH transition of the output pulse.
- 8.  $t_F$  Fall time is measured from the 90% to the 10% levels on the HIGH to LOW transition of the output pulse.
- 9. t<sub>EHL</sub> Enable input propagation delay is measured from the 1.5 V level on the LOW to HIGH transition of the input voltage pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
- 10. t<sub>ELH</sub> Enable input propagation delay is measured from the 1.5 V level on the HIGH to LOW transition of the input voltage pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
- 11. Common mode transient immunity in logic high level is the maximum tolerable (positive)  $dV_{cm}/dt$  on the leading edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a logic high state (i.e.,  $V_O > 2.0$  V). Common mode transient immunity in logic low level is the maximum tolerable (negative)  $dV_{cm}/dt$  on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a logic low state (i.e.,  $V_O < 0.8$  V).
- 12. Device is considered a two terminal device: pins 1, 2, 3 and 4 are shorted together and pins 5, 6, 7 and 8 are shorted together.
- 13.5000 VAC<sub>RMS</sub> for 1 minute duration is equivalent to 6000 VAC<sub>RMS</sub> for 1 second duration

#### TYPICAL PERFORMANCE CURVES

(For Single-Channel Devices: 6N137M, HCPL2601M, and HCPL2611M)




Figure 2. Low Level Output Voltage vs. Ambient Temperature




Figure 4. Switching Time vs. Forward Current




Figure 6. Input Threshold Current vs.
Ambient Temperature




Figure 3. Input Diode Forward Voltage vs. Forward Current




Figure 5. Low Level Output vs.
Ambient Temperature




Figure 7. Output Voltage vs. Input Forward Current

#### TYPICAL PERFORMANCE CURVES (Continued)

(For Single-Channel Devices: 6N137M, HCPL2601M, HCPL2611M)




Figure 8. Pulse Width Distortion vs. Temperature




Figure 10. Enable Propagation Delay vs. Temperature




Figure 12. High Level Output Current vs. Temperature




Figure 9. Rise and Fall Time vs. Temperature




Figure 11. Switching Time vs. Temperature

#### TYPICAL PERFORMANCE CURVES (Continued)

(For Dual-Channel Devices: HCPL2630M and HCPL2631M)




Figure 13. Low Level Output Voltage vs.
Ambient Temperature




Figure 15. Switching Time vs. Forward Current




Figure 17. Input Threshold Current vs.
Ambient Temperature




Figure 14. Input Diode Forward Voltage vs. Forward Current




Figure 16. Low Level Output Current vs.
Ambient Temperature




Figure 18. Output Voltage vs. Input Forward Current

#### TYPICAL PERFORMANCE CURVES (Continued)

(For Dual-Channel Devices: HCPL2630M and HCPL2631M)




Figure 19. Pulse Width Distortion vs. Temperature




Figure 21. Switching Time vs. Temperature




Figure 20. Rise and Fall Time vs. Temperature




Figure 22. High Level Output Current vs. Temperature




Figure 23. Test Circuit and Waveforms for  $t_{PLH},\,t_{PHL},\,t_{r}$  and  $t_{f}$ 




Figure 24. Test Circuit  $t_{\text{EHL}}$  and  $t_{\text{ELH}}$ 

**TEST CIRCUITS** (Continued)





Figure 25. Test Circuit Common Mode Transient Immunity



Profile Freature	Pb-Free Assembly Profile
Temperature Minimum (Tsmin)	150°C
Temperature Maximum (Tsmax)	200°C
Time (t <sub>S</sub> ) from (Tsmin to Tsmax)	60 to 120 s
Ramp-up Rate (t <sub>L</sub> to t <sub>P</sub> )	3°C/second maximum
Liquidous Temperature (T <sub>L</sub> )	217°C
Time (t <sub>L</sub> ) Maintained Above (T <sub>L</sub> )	60 to 150 s
Peak Body Package Temperature	260°C +0°C / -5°C
Time (t <sub>P</sub> ) within 5°C of 260°C	30 s
Ramp-down Rate (T <sub>P</sub> to T <sub>L</sub> )	6°C/s maximum
Time 25°C to Peak Temperature	8 minutes maximum

Figure 26. Reflow Profile

### **ORDERING INFORMATION** (Note 14)


Part Number	Package	Shipping $^{\dagger}$		
6N137M	PDIP8 9.655x6.6, 2.54P, CASE 646CQ DIP8-Pin (Pb-Free)			
6N137SM	PDIP8 GW, CASE 709AC 50 Units / Tu SMT 8-Pin (Lead Bend) (Pb-Free)			
6N137SDM	PDIP8 GW, CASE 709AC SMT 8-Pin (Lead Bend) (Pb-Free)	1000 / Tape & Reel		
6N137VM	PDIP8 9.655x6.6, 2.54P, CASE 646CQ DIP 8-Pin, DIN EN/IEC 60747-5-5 Option (Pb-Free)	50 Units / Tube		
6N137SVM	PDIP8 GW, CASE 709AC SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option (Pb-Free)	50 Units / Tube		
6N137SDVM	PDIP8 GW, CASE 709AC SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option (Pb-Free)	1000 / Tape & Reel		
6N137TVM	PDIP8 6.6x3.81, 2.54P, CASE 646BW DIP 8-Pin, 0.4" Lead Spacing, DIN EN/IEC60747-5-5 Option (Pb-Free)	50 Units / Tube		
6N137TSVM	PDIP8 GW, CASE 709AD SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC60747-5-5 Option (Pb-Free)	50 Units / Tube		
6N137TSR2VM	PDIP8 GW, CASE 709AD SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC60747-5-5 Option (Pb-Free)	1000 / Tape & Reel		


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>14.</sup> The product orderable part number system listed in this table also applies to the HCPL2601M, HCPL2611M, HCPL2630M and HCPL2631M product families.

### PDIP8 6.6x3.81, 2.54P CASE 646BW ISSUE O

**DATE 31 JUL 2016** 







DOCUMENT NUMBER:	98AON13445G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP8 6.6X3.81, 2.54P		PAGE 1 OF 1	


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

### PDIP8 9.655x6.6, 2.54P CASE 646CQ ISSUE O

**DATE 18 SEP 2017** 









DOCUMENT NUMBER:	98AON13446G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP8 9.655X6.6, 2.54P		PAGE 1 OF 1

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

PDIP8 GW CASE 709AC ISSUE O

**DATE 31 JUL 2016** 





5.08 (MAX)

3.68-3.94

0.51 (MIN)


1.14-1.78

(0.78)

2.54BSC

0.41-0.56

### LAND PATTERN RECOMMENDATION



### NOTES:

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

DOCUMENT NUMBER:	98AON13447G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP8 GW		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

